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Leonid Yavits and Ran Ginosar 
Abstract— Sparse matrix multiplication is an important component of linear algebra computations. In this paper, an architecture 
based on Content Addressable Memory (CAM) and Resistive Content Addressable Memory (ReCAM) is proposed for accelerating 
sparse matrix by sparse vector and matrix multiplication in CSR format. Using functional simulation, we show that the proposed 
ReCAM-based accelerator exhibits two orders of magnitude higher power efficiency as compared to existing sparse matrix-vector 
multiplication implementations. 
Index Terms— Accelerator Architecture, Sparse Linear Algebra, memristor, ReRAM, ReCAM.   
——————————      —————————— 
1 INTRODUCTION 
parse matrix multiplication is a frequent bottleneck in 
large scale linear algebra applications, especially in 
data mining and machine learning [16]. The efficiency 
of sparse matrix multiplication becomes even more rele-
vant with the emergence of big data, giving rise to very 
large vector and matrix sizes. 
A substantial body of literature explores sparse matrix 
multiplication optimization techniques. The prior work 
can be divided into three categories based on implementa-
tion platform (general purpose CPU or multicore, GPU 
and dedicated hardware accelerators), as summarized in 
TABLE 1. However the majority of previous studies target 
sparse matrix by dense vector multiplication (SpMV) or 
sparse matrix by dense matrix multiplication (SpMM). 
Sparse matrix by sparse vector or matrix multiplication 
(dubbed SpMSpV and SpMSpM in this paper) have rarely 
been addressed [18]. 
SpMV and SpMM optimization techniques use the col-
umn index of a multiplier (left) matrix element to explicitly 
address the multiplicand (right) vector (matrix) element in 
memory [13][16]. The uniqueness of SpMSpV and 
SpMSpM is that both multiplier matrix and multiplicand 
vector (matrix) are sparse and are frequently stored in 
Compressed Sparse Row (CSR) format. In CSR, using the 
column index of the (left) matrix element to directly access 
its counterpart is impossible. Instead, the (left) column in-
dex has to be matched to the (right) row index. In the 
CAM-based architecture, index matching is performed ef-
ficiently by the CAM; a successful match activates the cor-
rect row in the adjacent RAM, retrieves the corresponding 
nonzero (right) element, and the two elements are multi-
plied.   
In this paper, we present the CAM-based accelerator ar-
chitecture and evaluate its performance and power con-
sumption. We find that our CAM based CSR SpMSpV ac-
celerator outperforms GPU and multicore based imple-
mentations of SpMV and SpMM, while achieving much 
higher power efficiency.  We show that a Resistive RAM/ 
CAM based implementation of the CSR SpMSpV accelera-
tor leads to significant area saving. 
 
TABLE 1 
PRIOR WORK ON SPMM 
Category Existing Work 
General Purpose  
Processors  
Off-the-shelf [21]  
Advanced multicore [22] 
GPU [8][14][16]  
Dedicated Hardware  
Solutions 
FPGA [13] 
Manycore Processor [15] 
Distributed Array Processor [7] 
Systolic Processor [17] 
Associative accelerator using 
STT-MRAM based TCAM [5] 
3D LiM [18] 
 
The rest of this paper is organized as follows. Section 2 
presents the architecture of the SpMSpV accelerator. Sec-
tion 3 discusses the resistive implementation. Section 4 de-
tails the evaluation methodology and presents the simula-
tion results. Section 5 offers conclusions. 
2 CAM-BASED SPMSPV ACCELERATOR 
In this section, we introduce the CSR SpMSpV accelera-
tor, present the CSR SpMSpV algorithm, and explore the 
design parameters.   
2.1 Proposed Architecture 
The architecture of the CSR SpMSpV accelerator is pre-
sented in Fig. 1. The accelerator consists of   identical ac-
celeration modules each containing a Content Addressable 
Memory (CAM) array, juxtaposed with a RAM array, and 
a floating-point multiplier. The number of modules   is a 
design parameter defined in Section 2.3. The inputs of each 
module come from memory. The outputs of the accelera-
tion modules are connected to a floating-point accumula-
tor ACC, which sums up the results of multiplications (the 
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singleton products). The output of the accumulator is fed 
to memory.  
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Fig. 1. The proposed SpMSpV Accelerator Architecture 
 
The CAM consists of an INDEX register that holds the 
comparison data pattern (the column index) and an array 
of CAM rows (Fig. 1). On a match of the index and one of 
the rows, the corresponding match line is set. The match 
lines are fed into the juxtaposed RAM array as word lines. 
Thus, a match in the CAM selects one word in the RAM. 
The CAM-RAM pair supports two operations: (1) ini-
tialization and (2) search-and-read. During initialization, 
the nonzero elements of the sparse (right) vector (desig-
nated B) are written (from memory) into the RAM, and 
their corresponding indices are written into the CAM, so 
that the nonzero element and its index are stored in corre-
sponding rows.  
During search-and-read, the column index of a nonzero 
element of the (left) sparse matrix (designated A) is placed 
in the INDEX register and compare is performed. The 
matching row selects the corresponding word in the RAM 
and the selected nonzero B element is read from the RAM 
into the multiplier.  
The CSR SpMSpV accelerator matches   ∙ ℎ vector indi-
ces (where ℎ is the height of the CAM/RAM array), and 
multiplies and accumulates   pairs of matrix/vector ele-
ments in a single clock cycle. Hence its peak performance 
is   ∙ ℎ index matching OPs and 2  FLOPs per cycle.   
2.2  Algorithm 
The CSR SpMSpV algorithm implemented by the accel-
erator is presented in Fig. 2. We assume that the sparse 
data is stored in Compressed Sparse Row (CSR) format 
[16].  
 
  Initialization {  
Store B in each of the   acceleration modules; 
  } 
  
  Main  { 
For each nonzero row   of A {    
{ 
0. Reset the Accumulator register REG 
For each nonzero element of row   { 
 
1. Read from memory next   elements of A 
  1,    , 1   … … .     ,    ,        // {column_index, value} 
2. Compare  1, … . .         // in parallel, single step,  
// in all   modules 
3. Read   1 , … . .,           // in parallel, single step,  
// in all   modules 
a. If no match is found in acceleration module m, 
set     = 0 
4. Multiply    ,    by     ,   = 1 …   to create    
products   // in parallel, single step,  
// in all   modules 
5. Accumulate the products with the previous value of 
REG 
} 
} 
6. Store the accumulator output     in memory 
  } 
 
Fig. 2. The SpMSpV algorithm  
 
The algorithm is first explained and then demonstrated 
by means of Fig. 3. The algorithm has two stages. The first 
stage is the initialization, where the sparse multiplicand 
vector B is stored in each acceleration module (so that there 
are   copies of the vector B in the local memory of the ac-
celerator). The nonzero values are stored in RAM and the 
corresponding column indices are stored in CAM, in the 
corresponding rows. The initialization step does not need 
to be repeated as long as different sparse multiplier matri-
ces are multiplied by the same multiplicand vector.  
The second stage is the main multiplication procedure. 
It is performed serially for all nonzero rows of the sparse 
matrix A (with the exception of diagonal matrices where 
the procedure can be performed in parallel for a number of 
nonzero rows to speed up the multiplication). The initial 
step (step 0) resets the accumulator register REG (cf. Fig. 1). 
The internal nested loop (steps 1 through 5) is repeated 
       ⁄   times, where      is the number of nonzero ele-
ments in the     row.  In step 1, the next   nonzero elements 
of the     row of multiplier matrix A are read from 
memory. In step 2, the column index of each element is 
compared by the CAM with the entire set of indices of vec-
tor B. The matching row in each acceleration module is 
tagged, and the corresponding word of the juxtaposed 
RAM array is selected. In step 3, up to   nonzero elements 
of vector B are read from the RAM arrays. If there is no 
match in a CAM array, meaning that there is no nonzero 
element of B matching the nonzero element of the     row 
of A, the RAM array outputs a ‘0’. In step 4, the nonzero A 
elements are multiplied by the corresponding nonzero B 
elements, creating up to   singleton products. In step 5, 
these singleton products are summed up by the accumula-
tor ACC, together with the saved sum of the previous iter-
ation.  
After        ⁄   iterations of the internal loop, the  
   ele-
ment of the product vector C is ready. If    ≠ 0, it is stored 
  
in memory, along with its index  .  
The external loop is repeated until all nonzero rows of 
the multiplier matrix A are processed. Every step of the 
SpMSpV algorithm takes a single clock cycle. All opera-
tions are pipelined, so that the SpMSpV cycle time is 
 (     ⁄ ) where     is the number of nonzero elements in 
matrix A.  
One iteration of SpMSpV is exemplified in Fig. 3. Four 
nonzero elements of a row of A and their column indices 
are fetched, (4,56), (10,16), (12,78) and (20,12). The acceler-
ation modules identify that 98, 40 and 32 exist in rows 4, 10 
and 12 of B, respectively, and that row 20 has no matching 
nonzero element. The three values are extracted and four 
singleton products are computed, 56×98, 16×40, 78×32 and 
0, followed by their accumulation.  
 
56 16 78 12
4 10 12 20 98
40
32
0
4
10
12
20
MULT
9856
4
1
A
cc
el
e
ra
ti
o
n
 M
o
d
u
le
MULT
4016
10
2
A
cc
el
e
ra
ti
o
n
 M
o
d
u
le
MULT
3278
12
3
A
cc
el
e
ra
ti
o
n
 M
o
d
u
le
No 
‘20’ 
anywh
ere
MULT
012
20
4
A
cc
el
e
ra
ti
o
n
 M
o
d
u
le
ACC
4 98
10 40
12 32
j
 
Fig. 3.  SpMSpM example 
The SpMSpM can be performed on the SpMSpV accel-
erator column by column, with a column of the sparse ma-
trix B replacing the sparse vector B.  
Although the accelerator is optimized for SpMSpV, it 
can also implement dense by dense and sparse by dense 
matrix and vector multiplication as well. However, while 
the same performance can be achieved, the area and power 
figures would be suboptimal. 
2.3 Design Space Exploration 
The performance of the accelerator is defined by the 
number of acceleration modules  , and by memory band-
width. Assume that the sparse vector B is pre-stored in the 
RAM arrays of the acceleration modules.  Up to      mul-
tiply-and-accumulate operations can be performed per 
     + 1 memory accesses (reading      nonzero elements 
of a row of A and writing the result). The number of accel-
eration modules   should not exceed the number of non-
zero elements (and their indices) that can be fetched in a 
cycle. SpMSpM may reach a higher peak performance of 
  ×      multiply-accumulate operations per      + 1 
memory accesses (where   is the horizontal dimension of 
the multiplicand matrix).  
The height ℎ of the CAM/RAM arrays is defined by the 
number of nonzero elements in sparse vector B. However, 
the multiplication by a larger vector is possible, by iterat-
ing the algorithm of Fig. 2 over a ℎ-size interval of B until 
the entire vector is processed, and updating the elements 
of the product vector C accordingly. Hence the maximum 
possible number of nonzero elements in sparse vector B 
does not need to be fixed at design time. The maximum 
height of the CAM/RAM arrays ℎ is rather derived from 
the area and power budget of the accelerator.  
The width of the CAM array   is defined at design time 
as   = log    , where    is the max length of sparse vector 
B. 
 The data item width is defined by the wordlength of 
the nonzero value (32 bits, assuming floating point) and 
column index (  bits). 
Fig. 4 shows the number of acceleration modules (a) and 
peak performance of the SpMSpV accelerator (b) as a func-
tion of memory bandwidth, assuming operating frequency 
of 2 GHz, ℎ = 2   and   = 32. Memory bandwidth of the 
state of art high performance processors reaches above 250 
GByte/sec [20], enabling 15 acceleration modules and peak 
SpMSpV integer index matching and floating-point perfor-
mance of 30 PetaOP/s and 60 GFLOP/s respectively. 
However, emerging technologies such as 2.5D and 3D 
DRAM integration may enable higher memory bandwidth 
and consequently a larger number of acceleration modules 
and higher accelerator performance.   
 
 
Fig. 4. Sensitivity to memory bandwidth: (a) Number of acceleration 
modules, (b) Peak performance (Integed index matching and Floating point)  
3 RESISTIVE IMPLEMENTATION 
Using the silicon area figures for CAM [10], RAM and 
floating point unit [1], and assuming the number of accel-
eration modules   = 15 and CAM/RAM array height ℎ =
2  , we estimate the area of the CMOS SpMSpV accelerator 
at 90    in 22nm technology node. 
As CMOS feature scaling slows down, conventional 
memory technology experiences scalability problems. In 
response, resistive memory technologies are explored, e.g. 
Resistive RAM (ReRAM) based CAM [4][6], that can serve 
as scalable, long-term alternatives to CMOS CAM. Resis-
tive memories store information by modulating the re-
sistance of nanoscale storage elements (sometimes called 
memristors), and are expected to scale to smaller geome-
tries. Resistive memories are non-volatile, which provides 
near-zero leakage power. However, ReRAM suffers from 
finite endurance, as compared to CMOS memories. 
Memristors are two-terminal devices, where the re-
sistance of the device is changed by the electrical current 
or voltage. The resistance of the memristor is bounded by 
a minimum resistance     (low resistive state, considered 
for digital memories as logic ‘1’) and a maximum re-
sistance      (high resistive state, logic ‘0’). 
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In this work, we introduce a resistive CAM/RAM 
(ReCAM/ReRAM) array (Fig 5(a)), where each ReCAM 
bitcell (Fig 5(b)) consists of a pair of ReRAM bitcells (Fig 
5(c)), formed by a nonlinear bipolar memristor that effec-
tively has a diode for preventing sneak paths [4]. The sec-
ond memory bit of the ReCAM cell serves as a complemen-
tary bit.  
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Fig 5. (a) ReCAM/ReRAM array, (b) ReCAM bitcell, (c) ReRAM bitcell 
 Compare operation in ReCAM is similar to compare in 
CMOS CAM [12]. The Match line is precharged and the 
key is set on Bit and Bit-not lines. In the columns that are 
ignored during comparison, the Bit and Bit-not lines are 
kept floating. If all unmasked bits in a row match the key 
(i.e., when Bit line ‘1’ is applied to an      memristor and 
Bit-not line ‘0’ is applied to an      memristor, or vice 
versa), the Match line remains high and ‘1’ is supplied to 
the juxtaposed Word line of the ReRAM. If at least one bit 
is mismatched, the Match line discharges through an      
memristor and ‘0’ is supplied to the corresponding Re-
RAM Word line.  
Compare is illustrated in Fig 6, which shows a fragment 
of ReCAM storing ‘0110’ in the first row and ‘0101’ in the 
second row; The ReCAM content is compared with the 
‘0110’ index.  
In ReCAM, sneak currents affect the compare operation 
(rather than read operation in a typical ReRAM crossbar). 
More specifically, there are sneak paths leading from a 
matching Match/Word Line (which is supposed to retain 
‘1’) through neighboring mismatching Match/Word Lines 
to the ground. The purpose of per-cell diode [4] is to termi-
nate such sneak path, so that current can only flow from a 
Match/Word Line to the ground (through a Bit Line) in 
one direction.  
ReRAM and ReCAM performance and energy figures 
are obtained by SPICE simulations [12]. Those energy fig-
ures are used in functional simulation of the SpMSpV sim-
ulator described in Section 4.  
ONR OFFR
 
Fig 6. Compare in ReCAM 
Memristor design enables ReCAM and ReRAM bitcells 
of 8  /  (where   is the number of vertically integrated 
memristor layers [4]) and 4   footprint respectively. Such 
level of integration allows reducing the SpMSpV accelera-
tor size by almost 30x to around 3    in 22nm technology. 
The switching time of memristor is in the range of a 
hundred picoseconds [2] allowing GHz SpMSpV accelera-
tor operation. The energy consumption during compare is 
less than 1fJ per bit. Another factor to be aware of is the 
endurance of resistive memory which is in the range of 
10   − 10   [9]. However since write into resistive memory 
is relatively scarce in the proposed architecture (the 
memory is only written when the vector (matrix) B needs 
to be updated), endurance is not a limiting factor.  
4 EVALUATION 
To simulate the SpMSpV accelerator, we use 640 square 
matrices with the number of nonzero elements spanning 
from hundred thousand to eight million, randomly se-
lected from the collection of sparse matrices from the Uni-
versity of Florida [23].A row of each of the 640 matrices, 
extracted from it in a random manner, is used as a multi-
plicand sparse vector. The maximum number of nonzero 
elements in such vector is 390. Consequently, the height of 
the simulated CAM/RAM array is set at ℎ = 512.  
Fig. 7 presents (a) the integer (index matching) and 
floating point performance, and (b) power efficiency of the 
SpMSpV accelerator simulated for   = 15 modules. The 
SpMV performance and power efficiency of NVidia’s K20 
[3][20] and SpMV performance of Intel’s Xeon Phi [3] are 
also shown for comparison. The floating-point perfor-
mance of SpMSpV is limited by the peak performance of 
60 GFLOP/s, as defined in Section 2.3. The spread in both 
performance and power consumption of SpMSpV occurs 
because the number of nonzero elements per row is rarely 
a multiple of  . The SpMSpV accelerator outperforms state 
of art GPU and multicore, as well as the Associative Pro-
cessor based [11] SpMV implementations. Since the size of 
CAM/RAM array is quite limited (ℎ = 512), total power of 
SpMSpV accelerator is dominated by floating point opera-
tions and does not exceed 0.3W.  
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Fig. 7. Resistive SpMSpV accelerator (a) performance, (b) power efficiency; 
  = 15, ℎ = 512 
 
The SpMV power efficiency of advanced contemporary 
GPUs such as NVidia’s K20 and GTX660 is in the 0.1-0.5 
GFLOPs/W range [19][20]. A wide variety of multicore 
processors reportedly reach the SpMV power efficiency of 
up to 0.03 GFLOPs/W [22]. SpMSpV is more power hun-
gry than SpMV since it requires massive index matching. 
Still, the power efficiency of the SpMSpV accelerator is su-
perior to state of art GPU and multicore solutions. 
5 CONCLUSIONS 
Sparse matrix multiplication is of great importance for 
many linear algebra applications, especially machine 
learning. The efficient implementation of sparse matrix 
multiplication becomes even more critical when applied to 
big data problems.   
The uniqueness of CSR SpMSpV and SpMSpM is in that 
unlike SpMV and SpMM, the column index of a multiplier 
(left) matrix element cannot be used to address the multi-
plicand (right) vector element. To pair the elements of the 
sparse matrix and sparse vector (matrix) stored in CSR for-
mat, their column and row indices have to be matched. We 
solve this issue by using juxtaposed CAM and RAM ar-
rays, where CAM is used to match the indices, and select 
the RAM row where the corresponding nonzero element 
of the sparse multiplicand vector (matrix) is stored.  
In this work, we explore the Resistive CAM/RAM 
based SpMSpV accelerator and evaluate its floating-point 
and index matching performance and power consump-
tion. We find that such accelerator outperforms conven-
tional GPU and multicore based implementations of SpMV 
and SpMM, while providing considerably better power ef-
ficiency.  Additionally, we show that the resistive imple-
mentation leads to significant area saving. 
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